Addressing Next-Generation Compute Requirements
The open source model, proven by the success of Linux®, now has a hardware platform in RISC-V to enable the next generation of innovation. Another reason is that the configurability RISC-V provides is unparalleled. By leveraging the open collaboration and flexibility of RISC-V, Western Digital can create processors that are purpose-built for data-centric applications.
Download a summary of the RISC-V initiatives Western Digital has invested in.
RISC-V is more than a processor ISA. The open nature of the specification enables new compute architectures such as OmniXtend.
Western Digital 2020 RISC-V Summit Keynote discussing next generation storage and compute. Siva Sivaram discusses Western Digital’s first RISC-V SweRV Core SoC in a prototype SSD. Updates to the SweRV Core family and an invitation to collaborate on a unified memory standard for heterogeneous processing.
The RISC-V open ISA has enabled a new generation of processing architectures. There now exists an open hardware group, CHIPS Alliance where organizations, non-profits, individuals, and academia can collaborate to solve the next generation of processing challenges. See the milestones that CHIPS Alliance has already accomplished and learn about our roadmap and future vision for open source hardware.
A detailed video explaining how to set up an OmniXtend demo. This demo uses two FPGA boards and a programmable Ethernet switch. It explains the programming of the FPGA boards and the P4 code needed to run on the switch.
OmniXtend has become the de facto standard for building multi-socket RISC-V systems. Recent efforts within the Interconnects Workgroup in CHIPS Alliance resulted in the definition of an initialization and configuration protocol which enables the construction of massively parallel systems of arbitrary size.
Forward Looking Statements
This webpage may contain forward-looking statements, including, but not limited to, statements regarding our product and technology portfolio, the capacities, capabilities and applications of, and market for, our products, our strategies and growth opportunities, and market trends. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially from those expressed in or implied by the forward-looking statements. The risks and uncertainties are discussed more fully in Western Digital Corporation’s filings with the Securities and Exchange Commission, including our most recently filed periodic report, to which your attention is directed. Readers are cautioned not to place undue reliance on these forward-looking statements and we undertake no obligation to update these forward-looking statements to reflect subsequent events or circumstances, except as required by law.
1. Source: Market Trends: Custom ICs Based on RISC-V Will Enable Cost-Effective IoT Product Differentiation by Amy Teng (Gartner, 6/5/2020)
2. Source: The Journey of RISC-V Implementation by Ted Marena (AllAboutCircuits.com, 9/10/2019)
3. Source: WD Rolls its own RISC-V Core (Microprocessor report, 2/4/2019).
4. Source: How Data-Centric Applications Can Capitalize on RISC-V Processor Innovation by Ted Marena (AllAboutCircuits.com, 3/20/2019).
5. Source: CHIP Alliance’s Newly Enhanced SweRV Cores Available to All for Free (CHIP Alliance, 5/14/2020)